| |
The "Spider Box" |
|
| |
|
|
| |
|
|
| |
PCBA Top Side |
|
| |
|
|
| |
|
|
| |
|
|
| |
PCBA in Silk Screened Enclosure.
|
|
| |
Translucent Grey plastic face allows LEDs to be seen from the outside. |
|
| |
|
|
| |
|
|
| |
|
|
| |
|
|
| |
|
|
| |
|
|
| |
|
|
| |
|
|
| |
|
|
| |
|
|
| |
|
|
| |
Spider Box with Cables connected. |
|
| |
|
|
| |
|
|
| |
|
|
| |
Spider box connected to memory emulator |
|
| |
(Picture of Target Sample 1 on right) |
|
| |
|
|
| |
|
|
| |
|
|
| |
Spider box connected to Customer Target. This target has a mating connector for the emulator. |
|
| |
(Picture of Target Sample 1 on right) |
|
| |
|
|
| |
|
|
| |
|
|
| |
Spider Box PCB Connected to a customer target using a TSOP probe. |
|
| |
CPLD is programed for FLASH memory Emulation. |
|
| |
(Picture of Target Sample 2 on right) |
|
| |
|
|
| |
|
|
| |
|
|
| |
The Memory Emulator sees the CPLD but thinks it is a standard SRAM which is very easy to emulate. |
|
| |
(Picture of Target Sample 2 on right) |
|
| |
|
|
| |
|
|
| |
|
|
| |
Close up view of TSSOP SMT Probe. |
|
| |
(Picture of Target Sample 3) |
|
| |
|
|
| |
|
|
| |
|
|
| |
(Picture of Target Sample 3) |
|
| |
|
|
| |
|
|
| |
|
|
| |
|
|
| |
(Picture of Target Sample 3) |
|
